# PATENT COOPERATION TREAT

## From the INTERNATIONAL BUREAU

## **PCT**

#### **NOTIFICATION OF ELECTION**

(PCT Rule 61.2)

Assistant Commissioner for Patents United States Patent and Trademark Office Box PCT Washington, D.C.20231 FTATS-UNIS D'AMERIQUE

<u></u>	
Date of mailing (day/month/year) 13 June 2000 (13.06.00)	in its capacity as elected Office
International application No. PCT/SG98/00086	Applicant's or agent's file reference ST/61772
International filing date (day/month/year) 26 October 1998 (26.10.98)	Priority date (day/month/year)
Applicant	
PAI, Pratima et al	

X in the demand filed with the International Preliminary Examining Authority on:
05 May 2000 (05.05.00)
in a notice effecting later election filed with the International Bureau on:
The election X was
was not
made before the expiration of 19 months from the priority date or, where Rule 32 applies, within the time limit under Rule 32.2(b).

The International Bureau of WIPO 34, chemin des Colombettes 1211 Geneva 20, Switzerland Authorized officer

S. Mafla

Telephone No.: (41-22) 338.83.38

Facsimile No.: (41-22) 740.14.35



## INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44)

Applicant's or agent's file reference	(Form PCT/ISA/2	of Transmittal of International Search Report (20) as well as, where applicable, item 5 below.
ST/61772	ACTION	
International application No.	International filing date (day/month/year)	(Earliest) Priority Date (day/month/year)
PCT/SG 98/00086	26/10/1998	
Applicant		
STMICROELECTRONICS ASIA PA	ACIFIC PTE LTD et al.	
This International Search Report has been according to Article 18. A copy is being tra	n prepared by this International Searching Aut ansmitted to the International Bureau.	hority and is transmitted to the applicant
This International Search Report consists	of a total of sheets.	
	a copy of each prior art document cited in this	report.
Basis of the report		
	international search was carried out on the ba ess otherwise indicated under this item.	sis of the international application in the
the international search w Authority (Rule 23.1(b)).	as carried out on the basis of a translation of t	the international application furnished to this
		nternational application, the international search
was carried out on the basis of the contained in the internation	e sequence listing : onal application in written form.	
	rnational application in computer readable for	m.
	this Authority in written form.	
	this Authority in computer readble form.	
	osequently furnished written sequence listing of sfiled has been furnished.	does not go beyond the disclosure in the
	•	s identical to the written sequence listing has been
2. Certain claims were fou	nd unsearchable (See Box I).	
3. Unity of invention is lace		
4. With regard to the title,		
X the text is approved as su	bmitted by the applicant.	
the text has been establis	hed by this Authority to read as follows:	
-		
5. With regard to the abstract,		
the text is approved as su		ity as it appears in Box III. The applicant may,
within one month from the	e date of mailing of this international search re	port, submit comments to this Authority.
6. The figure of the drawings to be publ	ished with the abstract is Figure No.	4
as suggested by the appli	cant.	None of the figures.
because the applicant fail	ed to suggest a figure.	
because this figure better	characterizes the invention.	

# INTERNATIONAL SEARCH REPORT

International	Application No
PGG	98/00086

			G 98/	700086					
A. CLASSII IPC 6	IPC 6 G06F9/445 H04M11/06								
According to International Patent Classification (IPC) or to both national classification and IPC									
	SEARCHED								
Minimum do IPC 6	Minimum documentation searched (classification system followed by classification symbols)								
Documentat	ion searched other than minimum documentation to the extent that su	ich documents are inclu	uded in the fields se	arched					
Electronic da	ata base consulted during the international search (name of data bas	e and, where practical	, search terms used)						
		•							
		· .		,					
C. DOCUME	ENTS CONSIDERED TO BE RELEVANT								
Category °	Citation of document, with indication, where appropriate, of the rele	vant passages		Relevant to claim No.					
x	WILSON HO W ET AL: "AN APPROACH GENUINE DYNAMIC LINKING" SOFTWARE PRACTICE & EXPERIENCE,	Т0		1-7					
	vol. 21, no. 4, 1 April 1991, pag	es							
Υ	375-390, XP000147180 see page 380, line 1 - line 40; f	igure 2		6,7					
A Y	EP 0 772 370 A (IBM) 7 May 1997 see column 6, line 7 - line 47; f	igures	`	1,3-5 6,7					
•	2,3								
			·	·					
				·					
		<del></del>							
Furth	her documents are listed in the continuation of box C.	X Patent family	members are listed i	n annex.					
° Special ca	tegories of cited documents :	T" later document pub	lished after the inter d not in conflict with t	national filing date					
	ent defining the general state of the art which is not lered to be of particular relevance		d the principle or the						
	"E" earlier document but published on or after the international filling date  "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to								
"L" document which may throw doubts on priority claim(s) or involve an inventive step when the document is taken alone which is cited to establish the publication date of another "Y" document of particular relevance; the claimed invention									
"O" docume	citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or  "C" document referring to an oral disclosure, use, exhibition or								
other means  "P" document published prior to the international filing date but later than the priority date claimed  ments, such combination being obvious to a person skilled in the art.  "%" document member of the same patent family									
	Date of the actual completion of the international search  Date of mailing of the international search								
1	8 June 1999	25/06/1	999						
Name and r	mailing address of the ISA	Authorized officer							
	European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk								
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016 Kingma, Y								

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PGG 98/00086

Patent document cited in search report Publication date Patent family member(s) Publication date

EP 0772370 A 07-05-1997 JP 9134320 A 20-05-1997







# INTERNATIONAL PRELIMINARY EXAMINATION REPORT

(PCT Article 36 and Rule 70)

Applicant's or agent's file reference		See Notification of Transmittal of International FOR FURTHER ACTION  See Notification of Transmittal of International Preliminary Examination Report (Form PCT/IPFA)							
ST/6177	2	FOR FURTHER ACTION	Preliminary Examination Report (Form PCT/IPEA/416)						
Internationa	al application No.	International filing date (day/month							
PCT/SG	98/00086	26/10/1998	26/10/1998						
4	al Patent Classification (IPC) or na	ational classification and IPC							
G06F9/4	45								
Applicant									
STMICE	OELECTRONICS ASIA PA	CIFIC PTE LTD et al.							
	nternational preliminary exam s transmitted to the applicant a		by this International Preliminary Examining Authority						
andis	s transmitted to the applicant	according to 7 whole co.							
O This !	DEPORT consists of a total of	E chapte including this cover ch	anat						
2. This i	REPORT COnsists of a total of	5 sheets, including this cover st	eet.						
⊠⊤	his report is also accompanie	d by ANNEXES, i.e. sheets of the	e description, claims and/or drawings which have						
			ontaining rectifications made before this Authority						
(\$	see Hule 70.16 and Section 6	07 of the Administrative Instruction	ons under the PCT).						
These	e annexes consist of a total of	5 sheets.							
		<del></del>							
	•		•						
3. This r	eport contains indications rela	ating to the following items:							
1	☑ Basis of the report	,							
11	☐ Priority								
111	☐ Non-establishment of o	ppinion with regard to novelty, inv	entive step and industrial applicability						
l ıv	Lack of unity of invention	on							
V		nder Article 35(2) with regard to novelty, inventive step or industrial applicability;							
l vi	Certain documents cit	ons suporting such statement							
VII	☐ Certain defects in the i								
VIII		n the international application							
]									
Data of sub-	mission of the demand	Dota of a	ampletion of this report						
Date of Sub	mission of the demand	Date of C	completion of this report						
05/05/20	nn	25.01.20	01						
05/05/2000			- 						
	mailing address of the international	Authoriz	ed officer						
preliminary	examining authority: European Patent Office		Som Mark						
	D-80298 Munich	Bauer,	R (52)						
<u> </u>	Tel. +49 89 2399 - 0 Tx: 52365 Fax: +49 89 2399 - 4465	· '	20 No. 149 99 2200 7492						
1		i elephoi	ne No. +49 89 2399 7483						



# INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No. PCT/SG98/00086

1. E	Basis	of	the	re	port
------	-------	----	-----	----	------

1.	This report has been drawn on the basis of (substitute sheets which have been furnished to the receiving Office is response to an invitation under Article 14 are referred to in this report as "originally filed" and are not annexed to the report since they do not contain amendments (Rules 70.16 and 70.17).):  Description, pages:									
	1,5-	7	as originally filed							
	2-4		as received on	24/10/2000	with letter of	19/10/2000				
	Cla	ims, No.:								
	1-7		as received on	24/10/2000	with letter of	19/10/2000				
	Drawings, sheets:									
	1/2,	2/2	as originally filed							
		•								
2.	With regard to the <b>language</b> , all the elements marked above were available or furnished to this Authority in the language in which the international application was filed, unless otherwise indicated under this item.									
	These elements were available or furnished to this Authority in the following language: , which is:									
	the language of a translation furnished for the purposes of the international search (under Rule 23.1(b)).									
		☐ the language of publication of the international application (under Rule 48.3(b)).								
		the language of a 55.2 and/or 55.3).	translation furnished for the p	ourposes of inter	national preliminar	y examination (under Rule				
3.	With regard to any <b>nucleotide and/or amino acid sequence</b> disclosed in the international application, the international preliminary examination was carried out on the basis of the sequence listing:									
		contained in the ir	nternational application in writ	ten form.						
		filed together with	the international application i	n computer read	lable form.					
		furnished subsequ	uently to this Authority in writte	en form.						
		furnished subsequ	uently to this Authority in com	puter readable f	orm.					
	The statement that the subsequently furnished written sequence listing does not go beyond the disclosure in the international application as filed has been furnished.									
		The statement the listing has been fu	at the information recorded in urnished.	computer reada	ble form is identica	I to the written sequence				
4.	The	amendments have	e resulted in the cancellation (	of:						



# INTERNATIONAL PRELIMINARY **EXAMINATION REPORT**

International application No. PCT/SG98/00086

		the description,	pages:		
		the claims,	Nos.:		
		the drawings,	sheets:		
5.					ome of) the amendments had not been made, since they have been as filed (Rule 70.2(c)):
		(Any replacement sh report.)	eet contair	ning such	amendments must be referred to under item 1 and annexed to this
6.	Add	litional observations, i	f necessar	y:	
V.		soned statement un tions and explanatio			ith regard to novelty, inventive step or industrial applicability;
1.	Stat	tement			
	Nov	velty (N)	Yes: No:	Claims Claims	1-7
	Inve	entive step (IS)	Yes: No:	Claims Claims	
	Indi	ustrial applicability (IA)	Yes:	Claims	1-7

2. Citations and explanations see separate sheet

Industrial applicability (IA)

#### VII. Certain defects in the international application

The following defects in the form or contents of the international application have been noted: see separate sheet

Claims

## VIII. Certain observations on the international application

Yes: No:

The following observations on the clarity of the claims, description, and drawings or on the question whether the claims are fully supported by the description, are made: see separate sheet

# Re Item V

Reasoned statement under Rule 66.2(a)(ii) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

Claim 1 is new (Art. 33.2) PCT) . However the subject-matter of claim 1 is not 1. inventive (Art. 33.3) PCT), because it does not recite elements that would lead to solve the technical problem stated by the Applicant.

Claim 1 lacks the essential step of overwriting a previously down loaded segment with a newly down loaded segment, which is the step which leads to a reduction of the on-chip RAM requirements.

The mere fact to download programs segments successively between periods of inactivity of a data transfer function does not solve any technical problem, nor does it bring any technical advantage.

The Applicant should have amended claim 1 so that it would have encompassed all elements needed in order to solve that technical problem.

- The subject-matter of claim 1 is not inventive, but the subject-matter of claim 2 is. 2.
- Claims 4,5,6,7 are only inventive when they would be taken in combination with 3. the features known from claim 2.

When their subject-matter is taken in combination with claim 1, those combinations lack an inventive step. Hence this report mentions that their subjectmatter lacks inventiveness.

#### Re Item VII

# Certain defects in the international application

- The features of the claims are not provided with reference signs placed in 4. parentheses (Rule 6.2(b) PCT).
  - Further, the last paragraph of the description (p 7) is not clear because it is not clear what "spirit of the invention" means. It should have been amended,.



## Re Item VIII

## Certain observations on the international application

- The description describes only an embodiment involving a modem architecture, 5. and points out that the requirements for the invention to achieve an effect are that the transmission function has inactivity intervals, and also that the time spent for down loading the instructions is substantially smaller than the inactivity interval of the transmission function (pages 6-7 of the description). Hence, the scope of method claim 1 is so broad that it is no longer supported by the description (Art. 6 PCT, Guidelines C-III 6.1). That method claim should have been restricted to modems.
- In order to ensure the achievement of the disclosed technical effect, namely the 6. fact that on-chip RAM requirements are reduced, every independent claim should have claimed that a segment overwrites a previously down loaded segment.

10

15

20

25

DSP based systems perform numerical operations on data and are optimised for such operations. A bottleneck in extracting the maximum performance is the limitation imposed by access times to memory. This is usually circumvented by providing on-chip RAM/ROM to supplement the basic DSP core. ROM based solutions preclude upgradability. Downloadable Modem architectures employ on-chip RAM for easy upgradability. This on-chip RAM is expensive compared to slower external memories like SDRAM, Flash etc.

A typical Datapump function has significant internal memory requirements. A straightforward implementation leads to an expensive single chip solution for Downloadable Modern architectures. This implies a large on-chip RAM requirement if all the program code corresponding to the Handshake and Data phase of the Modulation function were loaded in on-chip RAM.

An alternative is to provide program code for the Modulation function in external RAM, in order to free up on-chip memory and minimise costs for a single chip DSP. Figure 1 is an example of such an architecture, as used in current Modem application systems. The DSP 1 performs the Datapump function. The program code for the specific Modulation function used during a modem connection exists in external RAM 2. A slow external memory 3 stores the program code for the whole modem application. This slow external memory 3 is usually a FLASH memory, and is provided as a feature for code-version upgradability. Depending on the Modulation function used, the program code for the Datapump function is loaded into external RAM 2. The memory requirements of this Modulation function code is high because the entire code corresponding to this function is A significant problem associated with the architecture of Figure 1 is that loaded. execution of the modulation function is slowed, as compared to an on-chip DSP RAM architecture, due to the external RAM being generally slower and interfacing delays between the DSP chip and the external RAM. The present invention seeks to maximise efficiency of the DSP operation by utilizing timing constraints of operations performed by the DSP.

15

20

25

An example of dynamically loading or unloading tasks into instruction RAM is disclosed in EP 0 772 370. However that reference makes no mention of any timing constraints for the downloading operations performed by the DSP manager. That is likely because the downloading scheme does not require it. The ability of the DSP manager to allocate space in the data RAM in response to a request from a DSP task does not necessarily imply that inactivity timing constraints are utilized. This is because allocating space in data RAM is different from a downloading operation, it does not involve the transfer of program code from the external PC RAM to the DSP RAM.

# OBJECT OF THE INVENTION

It is an object of the invention to provide an architecture and data transfer method to reduce on-chip RAM requirements in a DSP particularly, but not exclusively, in a modem whilst maintaining efficiency.

# SUMMARY OF THE INVENTION

In one broad aspect of the invention, there is provided a method of data transfer for use with a signal processor of a modem, including: establishing a program code for executing a data transfer function, the function being divided into phases by inactivity intervals, and the program code including code segments associated with each phase; and downloading each code segment to a memory of the processor prior to commencement of the respective phase for execution thereof, characterised in that: each code segment is downloaded only during the associated inactivity interval.

Preferably, each successively downloaded segment overwrites a previously downloaded segment.

In another aspect, there is provided a modem architecture including: a signal processor with a first internal memory; a second memory external of the signal processor, wherein the second memory is arranged to hold a program code divided into code segments, for executing phases of a modulation function with inactivity intervals therebetween and the first memory is configured to sequentially receive the segments downloaded from the

15

20

25

second memory to a current segment portion of the first memory for executing same; characterised in that the modem architecture is programmed to perform the method steps, as described above.

Preferably, the signal processor is a Datapump and the first memory is provided as on-5 chip RAM of the Datapump.

In a more particular embodiment of the invention a Downloadable architecture is proposed which subdivides the Modulation function into phases separated by inactivity intervals. The program code segments corresponding to these phases are dynamically downloaded to on-chip RAM during the inactivity intervals without affecting the performance of the modem.

## BRIEF DESCRIPTION OF THE DRAWINGS

The invention is more fully described, by way of non-limiting example only, with reference to the accompanying drawings, in which:

Figure 1 is a diagrammatic representation of a prior art Modem Datapump implementation;

Figure 2 is a diagrammatic representation of a subdivision of a Modulation Function into phases;

Figure 3 is an exemplary diagram of a single chip DSP downloadable architecture, in accordance with the invention; and

Figure 4 is a detailed diagram of the single chip DSP downloadable architecture of Figure 3.

## DETAILED DESCRIPTION OF AN EMBODIMENT OF THE INVENTION

The invention utilises a Modulation function which is subdivided into different phases as shown in Figure 2. These phases are subdivided such that there is an inactivity interval between them. Figure 2 shows the typical phases through which a Modulation function passes

10

(

#### THE CLAIMS:

- 1. A method of data transfer for use with a signal processor of a modem, including: establishing a program code for executing a data transfer function, the function being divided into phases by inactivity intervals, and the program code including code segments associated with each phase; and downloading each code segment to a memory of the processor prior to commencement of the respective phase for execution thereof, characterised in that: each code segment is downloaded only during the associated inactivity interval.
- 2. A method as claimed in claim 1, wherein each successively downloaded segment overwrites a previously downloaded segment.
- 3. A method as claimed in claim 1 or 2, wherein the data transfer function is a modem modulation function.
  - 4. A method as claimed in any one of claims 1 to 3, wherein the program code is held in a second memory, external of the signal processor.
- 20 5. A method as claimed in any one of claims 1 to 4, wherein the signal processor is in the form of a Datapump.
- 6. A modem architecture including: a signal processor with a first internal memory; a second memory external of the signal processor, wherein the second memory is arranged to hold a program code divided into code segments, for executing phases of a modulation function with inactivity intervals therebetween and the first memory is configured to sequentially receive the segments downloaded from the second memory to a current segment portion of the first memory for executing same;

characterised in that the modem architecture is programmed to perform the method steps of any one of claims 1 to 5.

7. A modem architecture as claimed in claim 6, wherein the signal processor is a
5 Datapump and the first memory is provided as on-chip RAM of the Datapump.

# PCT





# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

(11) International Publication Number:

WO 00/25206

G06F 9/445, H04M 11/06

(43) International Publication Date:

4 May 2000 (04.05.00)

(21) International Application Number:

PCT/SG98/00086

A1

(22) International Filing Date:

26 October 1998 (26.10.98)

CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

(81) Designated States: JP, SG, US, European patent (AT, BE, CH,

(71) Applicant (for all designated States except US): STMICRO-ELECTRONICS ASIA PACIFIC PTE LTD. [SG/SG]; 28 Ang Mo Kio Industrial Park 2, Singapore 569508 (SG).

(72) Inventors; and


C,

- (75) Inventors/Applicants (for US only): PAI, Pratima [IN/SG]; Block 414 Ang Mo Kio Avenue 10, #03-933, Singapore 560414 (SG). DA COSTA, Godfrey [IN/SG]; Block 414 Ang Mo Kio Avenue 10, #03-933, Singapore 560414 (SG). LEONG, Foo, Yuen [SG/SG]; Block 102 Commonwealth Crescent, #10-108, Singapore 140102 (SG).
- (74) Agent: DONALDSON & BURKINSHAW; P.O. Box 3667, Singapore 905667 (SG).

Published

With international search report.

(54) Title: MODEM ARCHITECTURE AND METHOD OF DATA TRANSFER



#### (57) Abstract

A modem architecture and a method of reducing on-chip memory requirements in a downloadable modem architecture are provided. The preferred architecture consists of a Digital Signal Processor (DSP) (6) with on-chip Random Access Memory (RAM) (12). A procedure which exploits inactivity intervals in a modem modulation function is provided. The procedure dynamically downloads the requisite code segments for each phase of the function from a cheaper, slower external memory (14) into the DSP on-chip RAM during inactivity intervals, thereby reducing the DSP on-chip RAM requirements.

# FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AL		FI	Finland	LT	Lithuania	SK	Slovakia
AM	Armenia	FR	France	LU	Luxembourg	SN	Senegal
AT	Austria			LV	Larvia	SZ	Swaziland
40	Australia	GA	Gabon	MC	Monaco	TD	Chad
e.L	Azerbaijan	GB	United Kingdom	MD	Republic of Moldova	TG	Togo
βA	Bosnia and Herzegovina	GE	Georgia		•	T.J	Tajikistan
₽B	Barbados	GH	Ghana	MG	Madagascar	TM	Turkmenistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav		• • • • • • • • • • • • • • • • • • • •
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
ВЈ	Benin	ΙE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Isra <del>e</del> l	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of Americ
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JР	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
СН	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
Cบ	Cuba	ΚZ	Kazakstan	RO	Romania		
cz	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		
l ~~					= *		

- 1 -

#### MODEM ARCHITECTURE AND METHOD OF DATA TRANSFER

## FIELD OF THE INVENTION

5 The present invention relates to modem architecture and a method of data transfer for reducing on-chip Random Access Memory in a signal processor of a modem.

#### BACKGROUND OF THE INVENTION

- 10 Typical Modern Architectures consist of a Controller, a Datapump and hardware circuitry also called the Direct Access Arrangement (DAA), to connect to a telephone network. The Controller implements Error Control, Data Compression and digital terminal equipment (DTE) Command/Response interface.
- 15 The Datapump is arranged to perform a Datapump function which is usually specified by one of the modern standards ratified by national/international standardisation bodies, which is henceforth referred to as a Modulation function. The specific Datapump function in operation in a modern can be one of a number of Modulation functions. The Modulation functions are usually divided into phases called the Handshake phase and the Data phase. The Handshake
- 20 phase pertains usually to protocol negotiation (like V.8, V.8bis), channel probing (measurement of channel characteristic), training of modem adaptive elements, and communication of modem parameters. Upon completion of the Handshake Phase, the modem enters the Data phase. These phases are usually separated by inactivity intervals.
- 25 The Datapump function (Modulation function in operation) transmits/receives data from a remote modem. The Datapump function usually requires a Digital Signal Processor (DSP) to perform the various numerical operations required for signal generation and reception. Some applications use the DSP power to accommodate the Controller function.

- 2 -

DSP based systems perform numerical operations on data and are optimised for such operations. A bottleneck in extracting the maximum performance is the limitation imposed by access times to memory. This is usually circumvented by providing on-chip RAM/ROM to supplement the basic DSP core. ROM based solutions preclude upgradability.

5 Downloadable Modern architectures employ on-chip RAM for easy upgradability. This on-chip RAM is expensive compared to slower external memories like SDRAM, Flash etc.

A typical Datapump function has significant internal memory requirements. A straightforward implementation leads to an expensive single chip solution for Downloadable 10 Modern architectures. This implies a large on-chip RAM requirement if all the program code corresponding to the Handshake and Data phase of the Modulation function were loaded in on-chip RAM.

An alternative is to provide program code for the Modulation function in external RAM, in order to free up on-chip memory and minimise costs for a single chip DSP. Figure 1 is an example of such an architecture, as used in current Modem application systems. The DSP 1 performs the Datapump function. The program code for the specific Modulation function used during a modem connection exists in external RAM 2. A slow external memory 3 stores the program code for the whole modem application. This slow external memory 3 is usually a FLASH memory, and is provided as a feature for code-version upgradability. Depending on the Modulation function used, the program code for the Datapump function is loaded into external RAM 2. The memory requirements of this Modulation function code is high because the entire code corresponding to this function is loaded. A significant problem associated with the architecture of Figure 1 is that execution of the modulation function is slowed, as compared to an on-chip DSP RAM architecture, due to the external RAM being generally slower and interfacing delays between the DSP chip and the external RAM.

-3-

#### OBJECT OF THE INVENTION

It is an object of the invention to provide an architecture and data transfer method to reduce on-chip RAM requirements in a DSP particularly, but not exclusively, in a modern whilst maintaining efficiency.

#### SUMMARY OF THE INVENTION

In accord with the object of the invention a modem architecture is presented which significantly reduces on-chip RAM requirements. The Downloadable architecture proposed subdivides the Modulation function into phases separated by inactivity intervals. The program code segments corresponding to these phases are dynamically downloaded to on-chip RAM during the inactivity intervals without affecting the performance of the modem.

15 In particular, one aspect of the invention provides a method of data transfer for use with a signal processor, including:

establishing a program code for executing a data transfer function, the function being divided into phases by inactivity intervals, and the program code including code segments associated with each phase; and

downloading each code segment to a memory of the processor prior to commencement of the respective phase for execution thereof.

Preferably, each successively downloaded segment overwrites a previously downloaded segment.

25

6.3

In another aspect, there is provided a modem architecture including:

- a signal processor with a first memory;
- a second memory external of the signal processor, wherein the second memory is arranged to hold a program code divided into code segments, for executing phases of a modulation function with inactivity intervals therebetween and the first memory is configured

PCT/SG98/00086

25

-4-

to sequentially receive the segments downloaded from the second memory to a current segment portion of the first memory for executing same; and

an event arbiter for monitoring completion of each phase and requesting a subsequent code segment to be downloaded into the current segment portion, during an associated 5 interval, for execution thereof.

Preferably, the signal processor is a Datapump and the first memory is provided as on-chip RAM of the Datapump.

#### 10 BRIEF DESCRIPTION OF THE DRAWINGS

The invention is more fully described, by way of non-limiting example only, with reference to the accompanying drawings, in which:

15 Figure 1 is a diagrammatic representation of a prior art Modem Datapump implementation;

Figure 2 is a diagrammatic representation of a subdivision of a Modulation Function into phases;

20 Figure 3 is an exemplary diagram of a single chip DSP downloadable architecture, in accordance with the invention; and

Figure 4 is a detailed diagram of the single chip DSP downloadable architecture of Figure 3.

## DETAILED DESCRIPTION OF AN EMBODIMENT OF THE INVENTION

The invention utilises a Modulation function which is subdivided into different phases as shown in Figure 2. These phases are subdivided such that there is an inactivity interval between them. Figure 2 shows the typical phases through which a Modulation function passes

- 5 -

through. The arrowheads 5 indicate the start of the inactivity interval. The program code for executing each phase is likewise separated into code segments (not shown), associated with each respective phase. The code segments are downloaded dynamically depending on the current phase of the Modulation function, to a DSP on-chip RAM of a Modem.

5

( ::

Figure 3 illustrates the proposed single chip DSP Downloadable Modern architecture. It consists of a DSP with on-chip program RAM 6. The different program segments which are to be downloaded into the on-chip RAM are stored in the slow external second memory 7.

10 Figure 4 presents a detailed view of the proposed Downloadable Modern architecture. A Bootloader 13 which is resident in on-chip ROM, on start-up or reset, loads an Event Arbiter Segment, Down Loader Segment, and Common Modules Segment from slow external memory 14 into the on-chip RAM 12. The initialisations of the modern system are performed by code executing from the Common Modules Segment 10. The Event Arbiter 8 monitors the current phase of the modern connection and on successful completion of the phase, requests the Down Loader 9 to download the program code segment for the next phase from slow external memory 14 into the Current Phase Segment portion 11. The Current Phase Segment code for the next phase is downloaded into on-chip DSP RAM and executed. The sequence of events that occur is further detailed using an example of a modern connection, as follows.

On start-up the Boot-loader 13, loads the modules common to all phases into the Common Modules 10. The initialisation for the modem is then performed. Depending upon the modulation function selected, Phase 1 of that modulation function is downloaded from slow external memory 14. After successful completion of Phase 1, the Event Arbiter 8 requests the Down Loader 9 to download Phase 2 from external memory into 14 the Current Phase Segment portion 11. The copied code corresponding to Phase 2 of the Datapump function overlays the existing code corresponding to Phase 1 of the Datapump function. The download operation takes place during the inactivity interval which exists between the termination of Phase 1 and the commencement of Phase 2. Phase 2 is then executed. After successful

PCT/SG98/00086

-6-

completion of Phase 2 the Event Arbiter 8 requests the Down Loader 9 to download Phase 3 from slow external memory 14 into the Current Phase segment 11. The Current Phase Segment 11 thus has Phase 2 replaced by Phase 3. The download operation takes place during the inactivity interval which exists between the termination of Phase 2 and the commencement of Phase 3. The program for Phase 3 is then executed. This methodology is followed for the subsequent Phases of the Datapump function.

The total on-chip RAM 12 requirements includes that which is required by the Event Arbiter 8, Down Loader 9, Common Modules 10 and the Current Phase Segment 11. The memory requirements for the Current Phase Segment portion 11 is the maximum of the memory requirements of the individual phases. Thus subdivision of the Modulation Function into phases and overlaying of the code corresponding to the different Phases leads to a substantial reduction in on-chip RAM requirements in single chip DSP downloadable modem architectures.

15

This procedure easily incorporates inclusion of other applications by modifying the Event Arbiter 8. The new application can be loaded into the Current Phase Segment 11 when necessary. Hence a provision for integration of multiple applications which can be non-concurrently executed by the DSP is provided by this scheme. This ease in integration increases the DSP on-chip RAM requirements marginally by following the code overlay procedure for these multiple applications.

The mandatory requirement for this code overlay procedure which leads to a substantial decrease in DSP on-chip memory is the existence of inactivity intervals. Also the time required for the largest program code download should be within the duration of the inactivity intervals. Hence appropriate external slow memories which meet the latency requirements should be selected. This is exemplified by the equations given below.

PCT/SG98/00086

-7-

The memory size of the Current Phase Segment 10 S<sub>max</sub> is given by

$$S_{max} = max(S_i)$$

where,

S; is the size of the ith Phase in words

5

The following inequality should be satisfied;

$$(T_{Acc_{int}} + T_{Acc_{ext}} + T_{Inst_{exc}})^* S_i + T_{Margin} \le T_i$$
  
where,

T<sub>Acc ext</sub> is the slow external memory access time

T<sub>Acc int</sub> is the on-chip RAM access time

T<sub>inst exec</sub> is the DSP instructions execution overhead for each word transfer

T<sub>Margin</sub> is the overhead for executing the Down Loader

T<sub>i</sub> is the inactivity interval for the i<sup>th</sup> Phase

15 This invention outlines a downloadable implementation for modern architectures which are amenable for implementation of these download procedures. Hence it is possible to achieve significant reduction in the DSP on-chip memory requirements.

The present invention provides a significant reduction in cost for single chip DSP solutions for downloadable modem applications. It outlines the procedures for downloadable implementation of the low cost single chip DSP solutions for modem applications. It also provides easy downloadability for other applications which can be executed by the DSP non-concurrently.

25 The above modem architecture and method has been described by way of non-limiting example only and many modifications and variations may be made thereto without departing from the spirit and scope of the invention.

-8-

#### THE CLAIMS:

15

A method of data transfer for use with a signal processor, including:
 establishing a program code for executing a data transfer function, the function being

5 divided into phases by inactivity intervals, and the program code including code segments associated with each phase; and

downloading each code segment to a memory of the processor prior to commencement of the respective phase for execution thereof.

- 10 2. A method as claimed in claim 1, wherein each successively downloaded segment overwrites a previously downloaded segment.
  - 3. A method as claimed in claim 1 or 2, wherein the data transfer function is a modern modulation function.

4. A method as claimed in any one of claims 1 to 3, wherein the program code is held in a second memory, external of the signal processor.

- 5. A method as claimed in any one of claims 1 to 4, wherein the signal processor is in 20 the form of a Datapump.
  - 6. A modern architecture including:
    - a signal processor with a first internal memory:

a second memory external of the signal processor, wherein the second memory is arranged to hold a program code divided into code segments, for executing phases of a modulation function with inactivity intervals therebetween and the first memory is configured to sequentially receive the segments downloaded from the second memory to a current segment portion of the first memory for executing same;


- 9 -


an event arbiter for monitoring completion of each phase and requesting a subsequent code segment to be downloaded into the current segment portion, during an associated interval, for execution thereof.

5 7. A modem architecture as claimed in claim 6, wherein the signal processor is a Datapump and the first memory is provided as on-chip RAM of the Datapump.


*i* ...


1/2






2/2





A. CLASS	GOGF9/445 HO4M11/06							
According to International Patent Classification (IPC) or to both national classification and IPC								
	SEARCHED		<del></del>					
IPC 6	ocumentation searched (classification system followed by classification sy	alion symbols)						
Documenta	tion searched other than minimum documentation to the extent that	t such documents are included in the fields so	earched					
Electronic d	data base consulted during the international search (name of data t	pase and, where practical, search terms used	d)					
	•	•						
C DOCUM	ENTS CONSIDERED TO BE RELEVANT							
Category '	Citation of document, with indication, where appropriate, of the r	elevant passages	Relevant to claim No.					
Х	WILSON HO W ET AL: "AN APPROACH	t TO	1-7					
	GENUINE DYNAMIC LINKING" SOFTWARE PRACTICE & EXPERIENCE,		•					
	vol. 21, no. 4, 1 April 1991, pa	ages						
	375-390, XP000147180							
	see page 380, line 1 - line 40;	figure 2	6,7					
A	EP 0 772 370 A (IBM) 7 May 1997		1,3-5					
Y	see column 6, line 7 - line 47; 2,3	figures	6,7					
ļ								
			,					
ļ								
			,					
·								
1								
Furt	her documents are listed in the continuation of box C.	X Patent family members are listed	in annex.					
, Special ca	ategories of cited documents :	T* later document published after the inte	mational filing date					
	*A" document defining the general state of the lart which is not cred to understand the principle or theory underlying the							
"E" earlier	"E" earlier document but published on or after the international "Y" document of particular relevance; the claimed invention							
"L" document which may throw doubts on priority claim(s) or cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone								
which is cited to establish the publication date of another  "Y" document of particular relevance; the claimed invention citation or other special reason (as specified)  cannot be considered to involve an inventive step when the								
"O" document referring to an oral disclosure, use, exhibition or document is combined with one or more other such documents other means documents, such combination being obvious to a person skilled								
	"P" document published prior to the international filing date but in the art.  later than the priority date claimed "&" document member of the same patent family							
Date of the	actual completion of the international search	Date of mailing of the international sea	arch report					
1	8 June 1999	25/06/1999						
Name and	mailing address of the ISA	Authorized officer						
	European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (-31-70) 340-2040, Tx. 31 651 epo nl,	Kingma. Y	teres a para					



Information on patent family members

In Monal Application No
PCT/SG 98/00086

Patent document cited in search report		Publication date	non Patent family member(S)		Publication date
EP 0772370	Α	07-05-1997	JP	9134320 A	20-05-1997

WO 00/25206

DSP based systems perform numerical operations on data and are optimised for such operations. A bottleneck in extracting the maximum performance is the limitation imposed by access times to memory. This is usually circumvented by providing on-chip RAM/ROM to supplement the basic DSP core. ROM based solutions preclude upgradability.

5 Downloadable Modem architectures employ on-chip RAM for easy upgradability. This on-chip RAM is expensive compared to slower external memories like SDRAM, Flash etc.

A typical Datapump function has significant internal memory requirements. A straightforward implementation leads to an expensive single chip solution for Downloadable 10 Modern architectures. This implies a large on-chip RAM requirement if all the program code corresponding to the Handshake and Data phase of the Modulation function were loaded in on-chip RAM.

An alternative is to provide program code for the Modulation function in external RAM, in order to free up on-chip memory and minimise costs for a single chip DSP. Figure 1 is an example of such an architecture, as used in current Modem application systems. The DSP 1 performs the Datapump function. The program code for the specific Modulation function used during a modem connection exists in external RAM 2. A slow external memory 3 stores the program code for the whole modem application. This slow external memory 3 is usually a FLASH memory, and is provided as a feature for code-version upgradability. Depending on the Modulation function used, the program code for the Datapump function is loaded into external RAM 2. The memory requirements of this Modulation function code is high because the entire code corresponding to this function is loaded. A significant problem associated with the architecture of Figure 1 is that execution of the modulation function is slowed, as compared to an on-chip DSP RAM architecture, due to the external RAM being generally slower and interfacing delays between the DSP chip and the external RAM.

- 3 -

#### **OBJECT OF THE INVENTION**

It is an object of the invention to provide an architecture and data transfer method to reduce on-chip RAM requirements in a DSP particularly, but not exclusively, in a modem whilst maintaining efficiency.

## SUMMARY OF THE INVENTION

In accord with the object of the invention a modern architecture is presented which significantly reduces on-chip RAM requirements. The Downloadable architecture proposed subdivides the Modulation function into phases separated by inactivity intervals. The program code segments corresponding to these phases are dynamically downloaded to on-chip RAM during the inactivity intervals without affecting the performance of the modern.

15 In particular, one aspect of the invention provides a method of data transfer for use with a signal processor, including:

establishing a program code for executing a data transfer function, the function being divided into phases by inactivity intervals, and the program code including code segments associated with each phase; and

downloading each code segment to a memory of the processor prior to commencement of the respective phase for execution thereof.

Preferably, each successively downloaded segment overwrites a previously downloaded segment.

25

134

In another aspect, there is provided a modern architecture including:

- a signal processor with a first memory;
- a second memory external of the signal processor, wherein the second memory is arranged to hold a program code divided into code segments, for executing phases of a modulation function with inactivity intervals therebetween and the first memory is configured

PCT/SG98/00086

WO 00/25206

25

-4-

to sequentially receive the segments downloaded from the second memory to a current segment portion of the first memory for executing same; and

an event arbiter for monitoring completion of each phase and requesting a subsequent code segment to be downloaded into the current segment portion, during an associated 5 interval, for execution thereof.

Preferably, the signal processor is a Datapump and the first memory is provided as on-chip RAM of the Datapump.

## 10 BRIEF DESCRIPTION OF THE DRAWINGS

The invention is more fully described, by way of non-limiting example only, with reference to the accompanying drawings, in which:

15 Figure 1 is a diagrammatic representation of a prior art Modem Datapump implementation;

Figure 2 is a diagrammatic representation of a subdivision of a Modulation Function into phases;

20 Figure 3 is an exemplary diagram of a single chip DSP downloadable architecture, in accordance with the invention; and

Figure 4 is a detailed diagram of the single chip DSP downloadable architecture of Figure 3.

## DETAILED DESCRIPTION OF AN EMBODIMENT OF THE INVENTION

The invention utilises a Modulation function which is subdivided into different phases as shown in Figure 2. These phases are subdivided such that there is an inactivity interval between them. Figure 2 shows the typical phases through which a Modulation function passes

-8-

#### THE CLAIMS:

15

A method of data transfer for use with a signal processor, including:
 establishing a program code for executing a data transfer function, the function being
 divided into phases by inactivity intervals, and the program code including code segments associated with each phase; and

downloading each code segment to a memory of the processor prior to commencement of the respective phase for execution thereof.

- 10 2. A method as claimed in claim 1, wherein each successively downloaded segment overwrites a previously downloaded segment.
  - 3. A method as claimed in claim 1 or 2, wherein the data transfer function is a modem modulation function.

4. A method as claimed in any one of claims 1 to 3, wherein the program code is held in a second memory, external of the signal processor.

- 5. A method as claimed in any one of claims 1 to 4, wherein the signal processor is in 20 the form of a Datapump.
  - 6. A modem architecture including:
    - a signal processor with a first internal memory:
- a second memory external of the signal processor, wherein the second memory is arranged to hold a program code divided into code segments, for executing phases of a modulation function with inactivity intervals therebetween and the first memory is configured to sequentially receive the segments downloaded from the second memory to a current segment portion of the first memory for executing same;

an event arbiter for monitoring completion of each phase and requesting a subsequent code segment to be downloaded into the current segment portion, during an associated interval, for execution thereof.

5 7. A modem architecture as claimed in claim 6, wherein the signal processor is a Datapump and the first memory is provided as on-chip RAM of the Datapump.